CE0030B

■ INTRODUCTION

The CE0030B is a fully differential audio power amplifier designed for portable communication device applications. It is capable of delivering 1 watt of continuous average power to an 8Ω BTL load with less than 1% distortion (THD+N) from 5V battery voltage. It operates from 2.2 to 6.8V. Features like 83dB PSRR at 217Hz. improved RF-rectification immunity, the space-saving 8-pin MSOP8 and SOP8 package, the advanced pop & click circuitry, a minimal of external components low-power shutdown mode make CE0030B ideal for wireless handsets. The CE0030B is unity-gain stable, and the gain can be configured by external input resistors and internal feedback resistors.

■ APPLICATIONS

- Wireless handsets
- Portable audio devices
- PDAs,
- Notebook computer

■ FEATURES


- Fully differential amplifier
- Improved PSRR at 217Hz (V_{DD}>3.0V)
 83dB (Typ.)
- Power output at 5.0V & 1% THD 1W (Typ.)
- Power output at 3.6V & 1% THD 0.5W (Typ.)
- Ultra low shutdown current 0.1µA (Typ.)
- Improved pop & click circuitry eliminates noises during turn-on and turn-off transitions
- Thermal overload protection circuitry
- No output coupling capacitors, bootstrap capacitors required
- Unity-gain stable
- External gain configuration capability
- Available in space-saving packages:
 8-pin MSOP8, SOP8, DIP8 & DICE


ORDER INFORMATION


CE0030B①

DESIGNATOR	SYMBOL	DESCRIPITION
	SM	Package:
	SIVI	MSOP8
1	S	Package: SOP8
	D	Package: DIP8
	_	Package: DICE

■ PIN DIAGRAM







■ PIN CONFIGURATION

MSOP8	SOP8	DIP8	SYMBOL	TYPE	FUNCTION
1	1	1	SPN	0	Negative output.
2	2	2	SPP	0	Positive output.
3	3	3	V _{SS}	I	Ground.
4	4	4	INN	I	Negative input.
5	5	5	ACIN	I	Positive input.
6	6	6	VREF	0	Common-mode voltage, connect a Bypass
0		0		O	capacitor to Ground.
7	7	7	CE	I	Chip Enable Logical Control, "High" is active.
8	8	8	V_{DD}	0	Power Supply.

■ BLOCK DIAGRAM AND TYPICAL APPLICATION




Fig1 BLOCK DIAGRAM




Fig2 SINGLE END APPLICATION




Fig3 DOUBLE END APPLICATION (With Input Filter Circuit)




Fig4 DOUBLE END APPLICATION (Without Input Filter Circuit)

Note: Capacitor in the application can be Tantalum, Electrolytic and Ceramic etc.

ABSOLUTE MAXIMUM RATINGS

(Unless otherwise specified, Ta=25°C)

			•	, .
PARAMETER	R	SYMBOL	RATINGS	UNITS
V _{DD} pin voltage	е	V_{DD}	V _{SS} -0.3 ~ V _{SS} +8	V
	MSOP8	PD	500	mW
Power dissipation	SOP8	PD	300	mW
	DIP8	PD	500	mW
Operating tempera	ature	T _{opr}	-40 ~ +85	°C
Storage temperature		T _{stg}	-40 ~ +125	°C
Soldering Temperature	e & Time	T _{solder}	260℃, 10s	




■ ELECTRICAL CHARACTERISTICS


 $V_{DD}=5V(8\Omega \text{ load, AV}=1V, Ta=25^{\circ}C)$


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operation Voltage	V_{DD}		2.2		6.8	V
Current		V_{DD} =5V, V_{CE} = V_{DD} , No Load		2.5		mA
consumption	.00	V_{DD} =5 V , V_{CE} = V_{DD} , R_{L} =8 Ω		4		mA
Current consumption during shutdown	I _{SHDN}	Shutdown=V _{SS}		0.1	1.0	μΑ
Output Power	Po	THD=1% (max); f=1KHz		1		W
Total Harmonic Distortion Noise	THD+N	Po=0.6Wrms; f=1KHz		0.1		%
Power Supply	PSRR	V _{ripple} =200mV sine P-P				
Rejection Ratio		f=217Hz		-83		dB
		f=1KHz		-83		dB
Common Mode Rejection Ratio	CMRR	f=217Hz, $V_{CM}=200mV_{pp}$		-78		dB
Output Offset Voltage	V _{os}	V _{IN} =0V		2		mV
Shutdown Voltage Input High	V _{SDIH}		1.5			V
Shutdown Voltage Output Low	V_{SDIL}				0.3	V
Closed Loop Gain	A _V		$\frac{50K\Omega}{Ri + 5K\Omega}$	$\frac{55K\Omega}{Ri+5K\Omega}$	$\frac{60K\Omega}{Ri + 5K\Omega}$	V/V
Enable Time	T _{ON}	V_{DD} =5V, C_{IN} =0.39 μ F, C_{VREF} =0.33 μ F		50		ms
		V_{DD} =3V,CIN=0.39 μ F, C_{VREF} =0.33 μ F		35		ms





■ TYPICAL PERFORMANCE CHARACTERISTICS



















PSRR vs Frequency V_{DD} =5.0V, R_L =8 Ω ,input 10 Ω Terminated -10 -20 -30 PSRR (dB) -40 -50 -60 -70 -80 -90 -100 20 1K 10K 20K Frequency (Hz)















■ PACKAGING INFORMATION

MSOP8 PACKAGE OUTLINE DIMENSIONS






C	Dimensions Ir	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
Α	0. 820	1.100	0. 032	0. 043	
A1	0. 020	0. 150	0. 001	0.006	
A2	0. 750	0. 950	0. 030	0. 037	
b	0. 250	0.380	0. 010	0. 015	
С	0. 090	0. 230	0. 004	0.009	
D	2. 900	3. 100	0. 114	0. 122	
е	0.650(BSC)		0.026(BSC)		
E	2. 900	3. 100	0. 114	0. 122	
E1	4. 750	5. 050	0. 187	0. 199	
L	0. 400	0.800	0. 016	0. 031	
θ	0°	6°	0°	6°	




• SOP8 PACKAGE OUTLINE DIMENSIONS





Ch l	Dimensions In Millimeters		Dimensions In Inches	
Symbol	Min	Max	Min	Max
Α	1. 350	1. 750	0.053	0. 069
A1	0. 100	0. 250	0.004	0. 010
A2	1. 350	1. 550	0.053	0. 061
b	0. 330	0. 510	0.013	0. 020
С	0. 170	0. 250	0.006	0. 010
D	4. 700	5. 100	0. 185	0. 200
Е	3. 800	4. 000	0. 150	0. 157
E1	5. 800	6. 200	0. 228	0. 244
е	1. 270 (BSC)		0. 050 (BSC)	
L	0. 400	1. 270	0.016	0. 050
θ	0°	8°	0°	8°



• DIP8 PACKAGE OUTLINE DIMENSIONS








Cl l	Dimensions In	n Millimeters	Dimensions	In Inches	
Symbol	Min	Max	Min	Max	
Α	3. 710	4. 310	0. 146	0. 170	
A1	0. 510		0. 020		
A2	3. 200	3. 600	0. 126	0. 142	
В	0. 380	0. 570	0. 015	0. 022	
B1	1. 524 (BSC)		0. 060 (BSC)		
С	0. 204	0. 360	0. 008	0. 014	
D	9. 000	9. 400	0. 354	0. 370	
E	6. 200	6. 600	0. 244	0. 260	
E1	7. 320	7. 920	0. 288	0. 312	
е	2. 540 (BSC)		0. 100 (BSC)		
L	3. 000	3. 600	0. 118	0. 142	
E2	8. 400	9. 000	0. 331	0. 354	

■ PAD ASSIGNMENT



This IC substrate should be connected to V_{SS}

© Nanjing Chipower Electronics Inc.

Chipower cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Chipower product. No circuit patent license, copyrights or other intellectual property rights are implied. Chipower reserves the right to make changes to their products or specifications without notice. Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete.

